Lyapunov Stability Analyses of Digital Phase-Locked Loops

Daniel J. Simon; Hossny El-Sherief

doi:10.1109/ICSMC.1994.400302

Lyapunov Stability Analyses of Digital Phase-Locked Loops

Daniel J. Simon, Hossny El-Sherief

TRW System Integration Group

Research output: Contribution to journal › Article › peer-review

Abstract

This paper uses Lyapunov stability theory to analyze the stability properties of digital phase lock loops (DPLLs). As is the case with most stability analyses, this paper deals with the noisefree case. While practical analysis and simulation of a real system must include some noise model, a prerequisite for such analysis is the knowledge or assumption of the system's stability. The stability conditions derived in this paper are the same as those obtained elsewhere. The purpose of this paper is to expose Lyapunov theory as a viable option for DPLL design and analysis

Original language	American English
Journal	IEEE International Conference on Systems, Man and Cybernetics
Volume	3
DOIs	https://doi.org/10.1109/ICSMC.1994.400302
State	Published - Oct 1 1994

Keywords

Lyapunov stability
Digital phase-locked loops
Linearisation
Noise model

Disciplines

Electrical and Computer Engineering

Access to Document

10.1109/ICSMC.1994.400302License: CC BY

http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=400302

Cite this

@article{c3c5ac9fbc664ae4939dc7614d5629a8,

title = "Lyapunov Stability Analyses of Digital Phase-Locked Loops",

abstract = " This paper uses Lyapunov stability theory to analyze the stability properties of digital phase lock loops (DPLLs). As is the case with most stability analyses, this paper deals with the noisefree case. While practical analysis and simulation of a real system must include some noise model, a prerequisite for such analysis is the knowledge or assumption of the system's stability. The stability conditions derived in this paper are the same as those obtained elsewhere. The purpose of this paper is to expose Lyapunov theory as a viable option for DPLL design and analysis",

keywords = "Lyapunov stability, Digital phase-locked loops, Linearisation, Noise model",

author = "Simon, \{Daniel J.\} and Hossny El-Sherief",

note = "D. Simon and H. El-Sherief. (1994). Lyapunov Stability Analyses of Digital Phase-Locked Loops. IEEE International Conference on Systems, Man and Cybernetics, 2827-2829, doi: 10.1109/ICSMC.1994.400302.",

year = "1994",

month = oct,

day = "1",

doi = "10.1109/ICSMC.1994.400302",

language = "American English",

volume = "3",

journal = "IEEE International Conference on Systems, Man and Cybernetics",

}

TY - JOUR

T1 - Lyapunov Stability Analyses of Digital Phase-Locked Loops

AU - Simon, Daniel J.

AU - El-Sherief, Hossny

N1 - D. Simon and H. El-Sherief. (1994). Lyapunov Stability Analyses of Digital Phase-Locked Loops. IEEE International Conference on Systems, Man and Cybernetics, 2827-2829, doi: 10.1109/ICSMC.1994.400302.

PY - 1994/10/1

Y1 - 1994/10/1

N2 - This paper uses Lyapunov stability theory to analyze the stability properties of digital phase lock loops (DPLLs). As is the case with most stability analyses, this paper deals with the noisefree case. While practical analysis and simulation of a real system must include some noise model, a prerequisite for such analysis is the knowledge or assumption of the system's stability. The stability conditions derived in this paper are the same as those obtained elsewhere. The purpose of this paper is to expose Lyapunov theory as a viable option for DPLL design and analysis

AB - This paper uses Lyapunov stability theory to analyze the stability properties of digital phase lock loops (DPLLs). As is the case with most stability analyses, this paper deals with the noisefree case. While practical analysis and simulation of a real system must include some noise model, a prerequisite for such analysis is the knowledge or assumption of the system's stability. The stability conditions derived in this paper are the same as those obtained elsewhere. The purpose of this paper is to expose Lyapunov theory as a viable option for DPLL design and analysis

KW - Lyapunov stability

KW - Digital phase-locked loops

KW - Linearisation

KW - Noise model

UR - https://engagedscholarship.csuohio.edu/enece_facpub/168

UR - http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=400302

U2 - 10.1109/ICSMC.1994.400302

DO - 10.1109/ICSMC.1994.400302

M3 - Article

VL - 3

JO - IEEE International Conference on Systems, Man and Cybernetics

JF - IEEE International Conference on Systems, Man and Cybernetics

ER -

Lyapunov Stability Analyses of Digital Phase-Locked Loops

Abstract

Keywords

Disciplines

Access to Document

Other files and links

Cite this